Synopsys Freshers Recruitment 2020 | Technical Intern | B.E/ B.Tech/M.E/M.Tech

Published on: June 23, 2020

Table of Contents

Synopsys Freshers Recruitment 2020 : Synopsys Freshers Recruitment in Bangalore As Technical Intern. BE, BTech, ME, MTech Graduates are eligible to apply for this job. More details regarding Synopsys Bangalore Job Openings is given below.

About Synopsys : Synopsys technology is at the heart of innovations that are changing the way people work and play. Self-driving cars. Machines that learn. Lightning-fast communication across billions of devices in the datasphere. These breakthroughs are ushering in the era of Smart Everything―where devices are getting smarter, everything is connected, and everything must be secure.

Powering this new era of digital innovation are high-performance silicon chips and exponentially growing amounts of software content. Synopsys is at the forefront of Smart Everything with the world’s most advanced technologies for chip design, verification, IP integration, and software security and quality testing. We help our customers innovate from silicon to software so they can bring Smart Everything to life.

Synopsys Freshers Recruitment 2020

Company Website: www.synopsys.com.

Company Name: Synopsys

Job Location: Bangalore

Experience: Freshers

Job Position: Intern (Technical-Engineering)

Qualification: B.E/B.Tech/M.E/M.Tech

Join Telegram

Eligibility Criteria:

Masters/Bachelors degree in VLSI or Electronics Engineering.

Dishtv Recruitment 2023 for Inbound Calls | Work From Home May 31, 2023
Wipro Off Campus Recruitment 2023 For SIM | Across IndiaMay 31, 2023
Lennox International (LII) Hiring 2023 for Graduate Trainee | Chennai May 31, 2023
CrowdStrike Off Campus Recruitment 2023 For Engineering Intern | PuneMay 31, 2023
TransUnion Hiring 2023 For Junior Data Engineer | PuneMay 30, 2023
Milliman Recruitment 2023 for DC Associate Trainee | Gurgaon May 30, 2023

Job Description:

Should be strong in technical concepts, fundamentals, and good team player.
He/She will be part of SNPS DDR IP implementation team and responsible for the implementation and integration of world class DDR IPs at the cutting edge technology nodes (14nm,10nm and below).
Timing closure above ~2GHz, mixed signal had macro IP integration,
Building the efficient clock trees with very tight skew balancing are some of the challenges as part of day-to-day job.
This role is for an technical intern so it is preferable to have Awareness / Training with SNPS tools like DC, PT, PT-SI and ICC2.

Get Interview Preparation Tips for free, Watch and Subscribe Now